Cypress EZ-USB Series 2100 Service Manual Page 176

  • Download
  • Add to my manuals
  • Print
  • Page
    / 334
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 175
EZ-USB TRM v1.9 Chapter 9. EZ-USB Interrupts Page 9-13
Figure 9-8. I
2
C Interrupt Enable Bits and Registers
Chapter 4, "EZ-USB Input/Output" describes the 8051 interface to the EZ-USB I
2
C con-
troller. The 8051 uses two registers, I2CS (I
2
C Control and Status) and I2DAT (I
2
C Data)
to transfer data over the I
2
C bus. The EZ-USB core signals completion of a byte transfer
by setting the DONE bit (I2CS.0) high, which also sets an I
2
C interrupt request latch
(Figure 9-8). This interrupt request is routed to the 8051 INT3 interrupt.
The 8051 enables the I
2
C interrupt by setting EIE.1=1. The 8051 determines the state of
the interrupt request flag by reading EXIF.5, and resets the INT3 interrupt request by writ-
ing a zero to EXIF.5. Any 8051 read or write to the I2DAT or I2CS register automatically
clears the I
2
C interrupt request.
The EZ-USB family responds to an IN token from the host by loading an IN endpoint
buffer and then arming the endpoint by loading a byte count for the endpoint. After the
host successfully receives the IN data, the 8051 receives an EP-IN interrupt, signifying
that the IN endpoint buffer is once again ready to accept data.
9.12 I
2
C Interrupt
9.13 In Bulk NAK Interrupt - (AN2122/AN2126 only)
EIE.1
EXIF.5(rd)
EXIF.5(0)
S
R
8051 I
2
C
Interrupt
(INT3)
I
2
C Interrupt
Request
DONE
S
R
RD or WR
I2DAT register
I2CS
I2DAT
START STOP LASTRD ID1 ID0 BERR ACK
D7 D6 D5 D4 D3 D2 D1 D0
DONE
EZ-USB 8051
Page view 175
1 2 ... 171 172 173 174 175 176 177 178 179 180 181 ... 333 334

Comments to this Manuals

No comments