Cypress CapSense CY8C20x36 User Manual

Browse online or download User Manual for Unknown Cypress CapSense CY8C20x36. CY8C20x36/46/66, CY8C20396 CapSense(TM

  • Download
  • Add to my manuals
  • Print
  • Page
    / 39
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 0
CapSense
®
Applications
CY8C20X36/46/66/96
Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 408-943-2600
Document Number: 001-12696 Rev. *E Revised April 24, 2009
Features
1.71V to 5.5V Operating Range
Low Power CapSense™ Block
Configurable Capacitive Sensing Elements
Supports Combination of CapSense Buttons, Sliders, Touch-
pads, Touch Screens, and Proximity Sensor
Powerful Harvard Architecture Processor
M8C Processor Speeds Running to 24 MHz
Low Power at High Speed
Interrupt Controller
Temperature Range: -40°C to +85°C
Flexible On-Chip Memory
Three Program/Data Storage Size Options:
CY8C20x36: 8K Flash / 1K SRAM
CY8C20x46, CY8C20x96: 16K Flash / 2K SRAM
CY8C20x66: 32K Flash / 2K SRAM
50,000 Flash Erase/Write Cycles
Partial Flash Updates
Flexible Protection Modes
In-System Serial Programming (ISSP)
Full Speed USB
Available on CY8C20646, CY8C20666, CY8C20x96 Only
12 Mbps USB 2.0 Compliant
Eight Unidirectional Endpoints
One Bidirectional Control Endpoint
Dedicated 512 Byte Buffer
Internally Regulated at 3.3V
Precision, Programmable Clocking
Internal Main Oscillator: 6/12/24 MHz ± 5%
Internal Low Speed Oscillator at 32 kHz for Watchdog and
Sleep Timers
Precision 32 kHz Oscillator for Optional External Crystal
0.25% Accuracy for USB with No External Components
(CY8C20646, CY8C20666, CY8C20x96 only)
Programmable Pin Configurations
Up to 36 GPIO (Depending on Package)
Dual Mode GPIO: All GPIO Support Digital I/O and Analog
Input
25 mA Sink Current on All GPIO
Pull up, High Z, Open Drain Modes on All GPIO
CMOS Drive Mode (5 mA Source Current) on Ports 0 and 1:
20 mA (at 3.0V) Total Source Current on Port 0
20 mA (at 3.0V) Total Source Current on Port 1
Selectable, Regulated Digital I/O on Port 1
Configurable Input Threshold on Port 1
Hot Swap Capability on all Port 1 GPIO
Versatile Analog Mux
Common Internal Analog Bus
Simultaneous Connection of I/O
High PSRR Comparator
Low Dropout Voltage Regulator for All Analog Resources
Additional System Resources
I2C Slave:
Selectable to 50 kHz, 100 kHz, or 400 kHz
No Clock Stretching Required (under most conditions)
Implementation During Sleep Modes with Less Than
100 µA
Hardware Address Validation
SPI™ Master and Slave: Configurable 46.9 kHz to 12 MHz
Three 16-Bit Timers
Watchdog and Sleep Timers
Internal Voltage Reference
Integrated Supervisory Circuit
8-bit Delta-Sigma Analog-to-Digital Converter
Two General Purpose High Speed, Low Power Analog Com-
parators
Complete Development Tools
Free Development Tool (PSoC Designer™)
Full Featured, In-Circuit Emulator and Programmer
Full Speed Emulation
Complex Breakpoint Structure
128K Trace Memory
Package Options
CY8C20x36:
16-Pin 3 x 3 x 0.6 mm QFN
24-Pin 4 x 4 x 0.6 mm QFN
32-Pin 5 x 5 x 0.6 mm QFN
48-Pin SSOP
48-Pin 7 x 7 x 1.0 mm QFN
CY8C20x46:
16-Pin 3 x 3 x 0.6 mm QFN
24-Pin 4 x 4 x 0.6 mm QFN
32-Pin 5 x 5 x 0.6 mm QFN
48-Pin SSOP
48-Pin 7 x 7 x 1.0 mm QFN (with USB)
CY8C20x96:
24-Pin 4 x 4 x 0.6 mm QFN (with USB)
32-Pin 5 x 5 x 0.6 mm QFN (with USB)
CY8C20x66:
32-Pin 5 x 5 x 0.6 mm QFN
48-Pin 7 x 7 x 1.0 mm QFN (with USB)
48-Pin SSOP
[+] Feedback
Page view 0
1 2 3 4 5 6 ... 38 39

Summary of Contents

Page 1 - Applications

CapSense® ApplicationsCY8C20X36/46/66/96Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600Document Number

Page 2

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 10 of 3924-Pin QFN with USB Table 4. Pin Definitions - CY8C20396 PSoC Device [2, 3]Pin N

Page 3

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 11 of 3932-Pin QFN Table 5. Pin Definitions - CY8C20436, CY8C20446,CY8C20466 PSoC Device

Page 4

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 12 of 3932-Pin QFN (with USB) Table 6. Pin Definitions - CY8C20496 PSoC Device [2, 3]Pin N

Page 5

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 13 of 3948-Pin SSOP Table 7. Pin Definitions - CY8C20536, CY8C20546,and CY8C20566 PSoC Dev

Page 6

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 14 of 3948-Pin QFN Table 8. Pin Definitions - CY8C20636 PSoC Device [2, 3]Pin No.Digital

Page 7

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 15 of 3948-Pin QFN with USB Table 9. Pin Definitions - CY8C20646, CY8C20666 PSoC Device [

Page 8

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 16 of 3948-Pin QFN OCD The 48-pin QFN part is for the CY8C20066 On-Chip Debug (OCD) PSoC de

Page 9

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 17 of 39Electrical SpecificationsThis section presents the DC and AC electrical specificati

Page 10 - CY8C20X36/46/66/96

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 18 of 39Absolute Maximum Ratings Exceeding maximum ratings may shorten the useful life of t

Page 11 - 32-Pin QFN

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 19 of 39DC Chip-Level SpecificationsThe following table lists guaranteed maximum and minimu

Page 12 - 32-Pin QFN (with USB)

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 2 of 39Logic Block DiagramCAPSENSE SYSTEM1K/2K SRAMInterruptControllerSleep and WatchdogMu

Page 13 - 48-Pin SSOP

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 20 of 39VOH10High Output VoltagePort 1 Pins with LDO Enabled for 1.8V OutIOH = 1 mA, Vdd &g

Page 14

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 21 of 39 Table 16. 2.4V to 3.0V DC GPIO SpecificationsSymbol Description Conditions Mi

Page 15

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 22 of 39DC Analog Mux Bus Specifications The following table lists guaranteed maximum and m

Page 16

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 23 of 39Comparator User Module Electrical SpecificationsThe following table lists the guara

Page 17

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 24 of 39DC POR and LVD SpecificationsThe following table lists guaranteed maximum and minim

Page 18 - Operating Temperature

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 25 of 39AC Chip-Level SpecificationsThe following table lists guaranteed maximum and minimu

Page 19 - DC Chip-Level Specifications

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 26 of 39AC General Purpose IO SpecificationsThe following table lists guaranteed maximum an

Page 20 - [+] Feedback

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 27 of 39AC Comparator SpecificationsThe following table lists guaranteed maximum and minimu

Page 21

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 28 of 39AC Programming SpecificationsFigure 13. AC WaveformThe following table lists the g

Page 22

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 29 of 39AC I2C SpecificationsThe following table lists guaranteed maximum and minimum speci

Page 23

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 3 of 39PSoC® Functional OverviewThe PSoC family consists of on-chip Controller devices. The

Page 24 - DC Programming Specifications

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 30 of 39Table 34. SPI Master AC SpecificationsSymbol Description Conditions Min Typ Max Un

Page 25 - AC Chip-Level Specifications

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 31 of 39Packaging InformationThis section illustrates the packaging specifications for the

Page 26

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 32 of 39Figure 16. 24-Pin (4x4 x 0.6 mm) QFNFigure 17. 32-Pin (5x5 x 0.6 mm) QFN001-13937

Page 27

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 33 of 39Figure 18. 48-Pin (300 MIL) SSOPFigure 19. 48-Pin (7x7 mm) QFNImportant Notes F

Page 28 - AC Programming Specifications

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 34 of 39Thermal Impedances Solder Reflow Peak TemperatureThis table lists the minimum solde

Page 29 - AC I2C Specifications

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 35 of 39Development Tool SelectionSoftwarePSoC Designer™At the core of the PSoC development

Page 30

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 36 of 39Device ProgrammersAll device programmers are purchased from the Cypress OnlineStore

Page 31

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 37 of 39Ordering InformationThe following table lists the CY8C20x36/46/66/96 PSoC devices&a

Page 32

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 38 of 39Document History PageDocument Title: CY8C20x36/46/66/96 CapSense® ApplicationsDocum

Page 33

Document Number: 001-12696 Rev. *E Revised April 24, 2009 Page 39 of 39PSoC Designer™ is a trademark and PSoC® and CapSense® are registered trademark

Page 34 - Thermal Impedances

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 4 of 39Additional System ResourcesSystem Resources, some of which are listed in the previou

Page 35

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 5 of 39Development ToolsPSoC Designer is a Microsoft® Windows-based, integrateddevelopment

Page 36

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 6 of 39Designing with PSoC DesignerThe development process for the PSoC device differs from

Page 37 - Ordering Information

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 7 of 39Document ConventionsAcronyms UsedThe following table lists the acronyms that are use

Page 38 - Document History Page

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 8 of 39Pinouts The CY8C20x36/46/66/96 PSoC device is available in a variety of packages whi

Page 39

CY8C20X36/46/66/96Document Number: 001-12696 Rev. *E Page 9 of 3924-Pin QFN Note3. The center pad (CP) on the QFN package must be connected to grou

Comments to this Manuals

No comments