18-Mbit DDR-II SRAM 2-WordBurst ArchitectureCY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Cypress Semiconductor Corporation • 198 Champion Court
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 10 of 31Truth TableThe truth table for the CY7C1316BV18, CY
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 11 of 31Write Cycle DescriptionsThe write cycle description
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 12 of 31IEEE 1149.1 Serial Boundary Scan (JTAG)These SRAMs
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 13 of 31IDCODEThe IDCODE instruction loads a vendor-specifi
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 14 of 31TAP Controller State DiagramThe state diagram for t
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 15 of 31TAP Controller Block DiagramTAP Electrical Characte
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 16 of 31TAP AC Switching Characteristics Over the Operating
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 17 of 31Identification Register Definitions Instruction Fie
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 18 of 31Boundary Scan Order Bit # Bump ID Bit # Bump ID Bit
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 19 of 31Power Up Sequence in DDR-II SRAMDDR-II SRAMs must b
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 2 of 31Logic Block Diagram (CY7C1316BV18)Logic Block Diagra
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 20 of 31Maximum RatingsExceeding maximum ratings may impair
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 21 of 31IDD [19]VDD Operating Supply VDD = Max,IOUT = 0 mA,
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 22 of 31CapacitanceTested initially and after any design or
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 23 of 31Switching CharacteristicsOver the Operating Range [
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 24 of 31Output TimestCOtCHQVC/C Clock Rise (or K/K in singl
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 25 of 31Switching WaveformsFigure 5. Read/Write/Deselect S
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 26 of 31Ordering Information Not all of the speed, package,
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 27 of 31250 CY7C1316BV18-250BZC 51-85180 165-Ball Fine Pitc
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 28 of 31167 CY7C1316BV18-167BZC 51-85180 165-Ball Fine Pitc
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 29 of 31Package DiagramFigure 6. 165-Ball FBGA (13 x 15 x 1
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 3 of 31Logic Block Diagram (CY7C1318BV18)Logic Block Diagra
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 30 of 31Document History PageDocument Title: CY7C1316BV18/C
Document Number: 38-05621 Rev. *D Revised June 2, 2008 Page 31 of 31DDR RAMs and QDR RAMs comprise a new family of products developed by Cypress, Hita
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 4 of 31Pin Configuration The pin configuration for CY7C1316
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 5 of 31CY7C1318BV18 (1M x 18)1 2 3 4 5 6 7 8 9 10 11A CQ NC
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 6 of 31Pin Definitions Pin Name IO Pin DescriptionDQ[x:0]In
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 7 of 31CQ Output Clock CQ Referenced with Respect to C. Thi
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 8 of 31Functional OverviewThe CY7C1316BV18, CY7C1916BV18, C
CY7C1316BV18, CY7C1916BV18CY7C1318BV18, CY7C1320BV18Document Number: 38-05621 Rev. *D Page 9 of 31Programmable ImpedanceAn external resistor, RQ, must
Comments to this Manuals