Cypress 256K (32K x 8) CY62256 User Manual

Browse online or download User Manual for Hardware Cypress 256K (32K x 8) CY62256. Cypress 256K (32K x 8) CY62256 User Manual

  • Download
  • Add to my manuals
  • Print
  • Page
    / 11
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 0
256K (32K x 8) Static RAM
CY62256
Cypress Semiconductor Corporation 3901 North First Street San Jose CA 95134 408-943-2600
Document #: 38-05248 Rev. *B Revised August 27, 2002
Features
High speed: 55 ns and 70 ns
Voltage range: 4.5V–5.5V operation
Low active power (70 ns, LL version)
275 mW (max.)
Low standby power (70 ns, LL version)
28 µW (max.)
Easy memory expansion with CE
and OE features
TTL-compatible inputs and outputs
Automatic power-down when deselected
CMOS for optimum speed/power
Package available in a standard 450-mil-wide (300-mil
body width) 28-lead narrow SOIC, 28-lead TSOP-1,
28-lead reverse TSOP-1, and 600-mil 28-lead PDIP
packages
Functional Description
[1]
The CY62256 is a high-performance CMOS static RAM
organized as 32K words by 8 bits. Easy memory expansion is
provided by an active LOW chip enable (CE
) and active LOW
output enable (OE
) and three-state drivers. This device has an
automatic power-down feature, reducing the power
consumption by 99.9% when deselected.
An active LOW write enable signal (WE
) controls the
writing/reading operation of the memory. When CE
and WE
inputs are both LOW, data on the eight data input/output pins
(I/O
0
through I/O
7
) is written into the memory location
addressed by the address present on the address pins (A
0
through A
14
). Reading the device is accomplished by selecting
the device and enabling the outputs, CE and OE active LOW,
while WE
remains inactive or HIGH. Under these conditions,
the contents of the location addressed by the information on
address pins are present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless
the chip is selected, outputs are enabled, and write enable
(WE
) is HIGH.
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
COLUMN
DECODER
ROW DECODER
SENSE AMPS
INPUTBUFFER
POWER
DOWN
WE
OE
I/O
0
CE
I/O
1
I/O
2
I/O
3
512 x 512
ARRA
Y
I/O
7
I/O
6
I/O
5
I/O
4
A
10
A
13
A
11
A
12
A
A
14
A
1
0
Logic Block Diagram
Note:
1. For best practice recommendations, please refer to the Cypress application note System Design Guidelines on http://www.cypress.com.
Page view 0
1 2 3 4 5 6 ... 10 11

Summary of Contents

Page 1 - 256K (32K x 8) Static RAM

256K (32K x 8) Static RAMCY62256Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600Document #: 38-05248

Page 2 - Operating Range

CY62256Document #: 38-05248 Rev. *B Page 10 of 11© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change wit

Page 3 - Data Retention Waveform

CY62256Document #: 38-05248 Rev. *B Page 11 of 11Document Title: CY62256 256K (32K x 8) Static RAMDocument Number: 38-05248REV. ECN NO.Issue DateOrig

Page 4 - Switching Waveforms

CY62256Document #: 38-05248 Rev. *B Page 2 of 11Pin Configurations Maximum Ratings(Above which the useful life may be impaired. For user guide-lines,

Page 5 - [9, 14, 15]

CY62256Document #: 38-05248 Rev. *B Page 3 of 11 ISB2Automatic CE Power-down Current— CMOS InputsMax. VCC, CE > VCC − 0.3VVIN > VCC − 0.3V, or

Page 6 - (continued)

CY62256Document #: 38-05248 Rev. *B Page 4 of 11 Switching Characteristics Over the Operating Range[6] Parameter DescriptionCY62256−55CY62256−70UnitM

Page 7 - −55 25 105

CY62256Document #: 38-05248 Rev. *B Page 5 of 11Notes:13. Address valid prior to or coincident with CE transition LOW.14. Data I/O is high impedance

Page 8 - Ordering Information

CY62256Document #: 38-05248 Rev. *B Page 6 of 11Note:16. During this period, the I/Os are in output state and input signals should not be applied.Swi

Page 9 - Package Diagrams

CY62256Document #: 38-05248 Rev. *B Page 7 of 11Typical DC and AC Characteristics 1.21.41.00.60.40.24.0 4.5 5.0 5.5 6.01.61.41.21.00.8−55 25 125−55 2

Page 10 - Package Diagrams (continued)

CY62256Document #: 38-05248 Rev. *B Page 8 of 11 Typical DC and AC Characteristics (continued)3.02.52.01.51.00.50.0 1.0 2.0 3.0 4.0NORMALIZED IPOSU

Page 11

CY62256Document #: 38-05248 Rev. *B Page 9 of 11 Package Diagrams 51-85017-A28-lead (600-mil)Molded DIP P1551-85092-*B28-lead (300-mil) SNC (Narrow B

Comments to this Manuals

No comments