Cypress CY62128B User Manual

Browse online or download User Manual for Hardware Cypress CY62128B. Cypress CY62128B User Manual

  • Download
  • Add to my manuals
  • Print
  • Page
    / 11
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 0
1-Mbit (128K x 8) Static RAM
CY62128B
MoBL
®
Cypress Semiconductor Corporation 3901 North First Street San Jose, CA 95134 408-943-2600
Document #: 38-05300 Rev. *C Revised March 7, 2005
Features
Temperature Ranges
Commercial: 0°C to 70°C
Industrial: –40°C to 85°C
Automotive: –40°C to 125°C
4.5V–5.5V operation
CMOS for optimum speed/power
Low active power
(70 ns, LL version, Commercial, Industrial)
82.5 mW (max.) (15 mA)
Low standby power
(70 ns, LL version, Commercial, Industrial)
—110 µW (max.) (15 µA)
Automatic power-down when deselected
TTL-compatible inputs and outputs
Easy memory expansion with CE
1
, CE
2
, and OE options
Functional Description
[1]
The CY62128B is a high-performance CMOS static RAM
organized as 131,072 words by 8 bits. Easy memory
expansion is provided by an active LOW Chip Enable (CE
1
),
an active HIGH Chip Enable (CE
2
), an active LOW Output
Enable (OE
), and three-state drivers. This device has an
automatic power-down feature that reduces power
consumption by more than 75% when deselected.
Writing to the device is accomplished by taking Chip Enable
One (CE
1
) and Write Enable (WE) inputs LOW and Chip
Enable Two (CE
2
) input HIGH. Data on the eight I/O pins (I/O
0
through I/O
7
) is then written into the location specified on the
address pins (A
0
through A
16
).
Reading from the device is accomplished by taking Chip
Enable One (CE
1
) and Output Enable (OE) LOW while forcing
Write Enable (WE
) and Chip Enable Two (CE
2
) HIGH. Under
these conditions, the contents of the memory location
specified by the address pins will appear on the I/O pins.
The eight input/output pins (I/O
0
through I/O
7
) are placed in a
high-impedance state when the device is deselected (CE
1
HIGH or CE
2
LOW), the outputs are disabled (OE HIGH), or
during a write operation (CE
1
LOW, CE
2
HIGH, and WE LOW).
The CY62128B is available in a standard 450-mil-wide SOIC,
32-pin TSOP type I and STSOP packages.
Note:
1. For best-practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
14
15
Logic Block Diagram
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
COLUMN
DECODER
ROW DECODER
SENSE AMPS
INPUT BUFFER
POWER
DOWN
WE
OE
I/O
0
CE
2
I/O
1
I/O
2
I/O
3
512x256x8
ARRAY
I/O
7
I/O
6
I/O
5
I/O
4
A
0
A
11
A
13
A
12
A
A
10
CE
1
A
A
16
A
9
[+] Feedback
Page view 0
1 2 3 4 5 6 ... 10 11

Summary of Contents

Page 1 - 1-Mbit (128K x 8) Static RAM

1-Mbit (128K x 8) Static RAMCY62128BMoBL®Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600Document #: 3

Page 2

CY62128BMoBL®Document #: 38-05300 Rev. *C Page 10 of 11© Cypress Semiconductor Corporation, 2005. The information contained herein is subject to ch

Page 3

CY62128BMoBL®Document #: 38-05300 Rev. *C Page 11 of 11Document History PageDocument Title: CY62128B MoBL® 1-Mbit (128K x 8) Static RAMDocument Numb

Page 4

CY62128BMoBL®Document #: 38-05300 Rev. *C Page 2 of 11Pin ConfigurationsProduct PortfolioProductVCC Range (V)Speed (ns)Power Dissipation Operating,

Page 5

CY62128BMoBL®Document #: 38-05300 Rev. *C Page 3 of 11Maximum Ratings(Above which the useful life may be impaired. For user guide-lines, not tested.

Page 6

CY62128BMoBL®Document #: 38-05300 Rev. *C Page 4 of 11Thermal Resistance[6]Parameter Description Test Conditions 32 SOIC 32 TSOP 32 STSOP 32 RTSOP U

Page 7

CY62128BMoBL®Document #: 38-05300 Rev. *C Page 5 of 11Switching Characteristics[7] Over the Operating RangeParameter Description62128B-55 62128B-70U

Page 8

CY62128BMoBL®Document #: 38-05300 Rev. *C Page 6 of 11Read Cycle No. 2 (OE Controlled)[13, 14]Write Cycle No. 1 (CE1 or CE2 Controlled)[15, 16]Notes

Page 9

CY62128BMoBL®Document #: 38-05300 Rev. *C Page 7 of 11Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[15, 16]Write Cycle No.3 (WE Controlled

Page 10 - CY62128B

CY62128BMoBL®Document #: 38-05300 Rev. *C Page 8 of 11Truth TableCE1CE2OE WE I/O0–I/O7Mode PowerH X X X High Z Power-down Standby (ISB)X L X X High

Page 11

CY62128BMoBL®Document #: 38-05300 Rev. *C Page 9 of 11 Package Diagrams0.546[13.868]0.440[11.176]0.101[2.565]0.050[1.270]0.014[0.355]0.118[2.997]0.0

Comments to this Manuals

No comments